

High Voltage Complementary Epi Free LDMOS Module with 70 V PLDMOS for a 0.25 μm SiGe:C BiCMOS Platform

R. Sorge¹, A. Fischer¹, K.-E. Ehwald¹, R. Barth¹, P. Ostrovsky¹, R. Pliquett¹, K. Schulz¹, D. Bolze¹, P. Schley¹, D. Schmidt¹, H.-E. Wulf¹, H. Grützediek², J. Scheerer² and P. Hartmetz²

¹IHP, Im Technologiepark 25, 15236 Frankfurt(Oder), Germany

²PREMA Semiconductor GmbH, Robert-Bosch-Str. 6, 55129 Mainz, Germany

Email: sorge@ihp-microelectronics.com, Phone: +49 335 5625 127, Fax: +49 335 5625 327

Abstract — We demonstrate the integration of a low-cost, high-voltage complementary LDMOS module with BV_{dss} of -71V and 83V for the PLDMOS and the NLDMOS, respectively, into an advanced industrial 0.25 μm SiGe:C BiCMOS process. The essential deep N-well for the high voltage PLDMOS is formed by a single 6 MeV P implantation step. BV_{dss}*ft of the NLDMOS accomplishes record values > 900 VGHz.

Index Terms — Silicon RF-LDMOS technology, LDMOS, power devices, CMOS analog integrated circuits

I. INTRODUCTION

LDMOS transistors are widely used for RF power amplifiers for wireless applications because of their excellent electrical parameters such as gain, efficiency, linearity, reliability and low cost. Key challenges at integration of LDMOS transistors into a highly scaled CMOS process with a thin gate oxide are good RF performance, high break down voltage and low on-resistance at acceptable device degradation.

State of the art fully integrated, high performance power management devices require complementary high voltage transistors in the power amplifier output stage working at switching frequencies of several MHz. A sufficient RF performance is essential to meet the requirements for a pulse rising time in ns range. The integration of RF LDMOS transistors with high voltage capability enables dc/dc converter designs with high switching frequencies up to several 10 MHz. The advantages of a high switching frequency are significantly reduced values for the input and output capacitances and the output inductance at high conversion efficiency. The integration of the inductor into the package of the dc/dc converter, dramatically reduces pc-board real-estate, lowers cost, and increases system performance.

The modular cost effective integration of complementary RF LDMOS transistors [1,2] and devices with high blocking voltage for 42 V V_{dd} operation into IHP's

industrial 0.25 μm CMOS/SiGe:C BiCMOS technology platform [3] addresses besides power management, also markets including RF power amplifiers, class D audio amplifiers, MEMs drivers, display drivers and automotive applications for the next generation 42 V automotive power net. A 0.25 μm base CMOS platform technology enables a cost effective modular integration of large memory blocks, essential for performance digital building blocks for SOC solutions.

In [4] the integration of a 60 V PLDMOS into a CMOS technology (thick gate oxide, V_{gs} = 15 V, LOCOS isolation, 1 μm design rules) is described, which makes use of an epitaxially grown n-well and enables BV_{dss} of 60 V. The authors in [5] describe a 55 V PLDMOS integrated into a 0.18 μm CMOS platform, using a pocket implant to suppress leakage and device parameter roll off. High energy P implantation is used to isolate the devices from the p-substrate.

II. TECHNOLOGY

In this work we give an approach to integrate complementary high voltage LDMOS transistors into a qualified 0.25 μm SiGe:C BiCMOS technology (Figs. 1, 2) with a gate oxide thickness of 5 nm corresponding to a gate voltage of ± 2.5 V. In Fig. 3 the scheme of the process flow is illustrated. The full process results from the optional integration of the SiGe:C HBT module, the low voltage RF-LDMOS module and the HV-LDMOS module into a base 0.25 μm RF-CMOS flow. Any module integration must not change the CMOS device parameters in order to maintain the reuse of available design libraries.

A deep low dose 6 MeV P implantation performed immediately after implantation of the standard CMOS wells forms the high voltage n-well for the PLDMOS. The implantation energy of 6 MeV was given as a fixed boundary condition for process integration. The standard p- and n-wells overlap the gate over a length of LIT,

forming the gate lengths of the inside NMOS and PMOS transistors. The LDD regions were implanted before gate structuring. The connection of the channel to the drift region is strongly affected by LCC. 2D process and device simulation was performed using the DIOS/DESSIS simulator to obtain a maximum break down voltage BV_{dss} at a minimum on-resistance R_{on} . The position and the parameters of the LDD implantations were carefully tuned to ensure a sufficient channel connection near the gate overlapped trench edge and a fully depletion in the "off state" inside the drift space beneath the shallow trench. A properly designed contour of the LDDs outside the drain region prevents from a lateral drain to substrate breakdown. Figs. 4 and 5 show the simulated doping contour maps for the NLD MOS and the PLDMOS, respectively.

III. DEVICE RESULTS

The primary electrical parameters of the new devices are summarized in Table 1. Fig. 6 shows BV_{dss} as function of drift length L_d . A desired value for BV_{dss} can be obtained by adjusting the drift length L_d . BV_{dss} for the PLDMOS is limited by the vertical breakdown of the drain to HV-n-well pn-junction. For the PLDMOS ($L_d = 5 \mu\text{m}$) the measured value for BV_{dss} of -73 V corresponds well with the simulation result of -70 V . Typical measured breakdown, transfer and output characteristics of $5.6 \mu\text{m}$ wide devices with a drift length $L_d = 3 \mu\text{m}$ are shown in Figs. 7, 8 and 9. The small shift in the subthreshold curves in linear and saturation operation mode (Fig. 8) and the low leakage current up to the onset of break down (Fig. 7) demonstrate that both NLD MOS and PLDMOS are far from gate break down or punchthrough. Fig. 10 illustrates the RF performance of the devices. Note, that for the PLDMOS RF S-parameter measurements were available only for the device with $L_d = 5 \mu\text{m}$. Fig. 11 proves the good long term drift stability of both transistors. For 42 V V_{dd} operation a drift for both I_{dlin} , which corresponds to R_{on} , and $I_{dsat} < 10\%$ within 20 years operation lifetime can be predicted.

IV. SUMMARY AND CONCLUSIONS

In summary, we have demonstrated a cost effective modular integration of high voltage complementary LDMOS transistors with record parameters suitable for smart power ($V_{dd} = 42 \text{ V}$) and RF applications into a state of the art industrial $0.25 \mu\text{m}$ CMOS platform. Our primary results can be summarized as follows: (1) BV_{dss}/R_{on} values obtained: $-71 \text{ V}/205 \text{ m}\Omega\text{mm}^2$ for PLDMOS and $83 \text{ V}/60 \text{ m}\Omega\text{mm}^2$, $103 \text{ V}/236 \text{ m}\Omega\text{mm}^2$ for NLD MOS.

(2) Excellent DC characteristics. (3) RF performance with maximum values for f_t/f_{max} $2.7 \text{ GHz}/8.6 \text{ GHz}$ ($BV_{dss} = -71 \text{ V}$) for PLDMOS and $11 \text{ GHz}/41 \text{ GHz}$ ($BV_{dss} = 83 \text{ V}$), $9 \text{ GHz}/29 \text{ GHz}$ ($BV_{dss} = 103 \text{ V}$) for NLD MOS. (4) HV-NLD MOS devices accomplish record values for $BV_{dss} \cdot f_t > 900 \text{ VGHz}$. (5) Both, HV-NLD MOS and HV-PLDMOS meet the requirement for low hot carrier induced device degradation of I_{dlin} and $I_{dsat} < 10\%$ in 20 years at $V_{dd} = \pm 42 \text{ V}$.

ACKNOWLEDGEMENT

The authors thank the IHP pilotline staff for excellent support and D. Knoll for valuable discussions.

REFERENCES

- [1] N. R. Mohapatra, et al., "A Complementary RF-LDMOS Architecture Compatible with $0.13 \mu\text{m}$ CMOS Technology", in Proc. ISPSD, 2006
- [2] K. E. Ehwald et al., "A Two Mask Complementary LDMOS Module Integrated in a $0.25 \mu\text{m}$ SiGe:C BiCMOS Platform" in Proc. ESSDERC, p.121, 2004
- [3] D. Knoll, et al., "A Low-Cost SiGe:C BiCMOS Technology with Embedded Flash Memory and Complementary LDMOS Module", in Proc. BCTM, p. 132, 2005
- [4] T. Efland, et al., "Optimized Complementary 40V Power LDMOS-FETs Use Existing Fabrication Steps In Submicron CMOS Technology", IEDM Tech. Dig., p. 399, 1994.
- [5] Z. Lee, et al., "A Modular $0.18 \mu\text{m}$ Analog/RFCMOS Technology Comprising 32 GHz FT RF-LDMOS and 40 V Complementary MOSFET Devices", in Proc. BCTM, p. 126, 2006.




Fig. 1. Schematic cross section of HV-NLDMOS Transistor.




Fig. 2. Schematic cross section of HV-PLDMOS Transistor with deep HV-n-well.




Fig. 3. Modular device integration into base RF BiCMOS process flow. The numbers in brackets indicate the corresponding mask steps.




Fig. 4. Simulated doping distribution for HV-NLDMOS Transistor.




Fig. 5. Simulated doping distribution for HV-PLDMOS Transistor with deep HV-n-well.

	L _d [μm]	R _{on} [Ω mm]	R _{on} [m Ω mm ²]	I _{dsat} [μA/μm]	BV _{ds} [V]	f _{t@Vd 20V} [GHz]	f _{max@Vd20V} [GHz]
NLDMOS	1	7.3	22.7	518	40	13.1	39
	2	9.0	37.2	459	62	11.9	36.9
	3	11.7	59.7	370	83	10.9	41
	5	15.6	110.7	345	92	9.8	31.7
PLDMOS	1	24.3	75.8	180	-47		
	2	31.1	128.0	173	-55		
	3	40.0	204.6	163	-71		
	5	52.8	375.9	150	-73	2.7	8.6
	8	70.9	717.0	136	-74		

Table 1. Electrical device parameters for PLDMOS and NLDMOS as function of drift length L_d.




Fig. 6. BV_{ds} as function of drift length L_d. Saturation of BV_{ds} for PLDMOS due to onset of vertical break down.




Fig. 7. Break down characteristics of PLDMOS and NLDMOS ($w = 5.6 \mu\text{m}$, $L_d = 3 \mu\text{m}$).




Fig. 8. Transfer characteristics in linear and saturation operation mode for PLDMOS and NLDMOS ($w = 5.6 \mu\text{m}$, $L_d = 3 \mu\text{m}$).




Fig. 9. Output characteristics for PLDMOS and NLDMOS ($w = 5.6 \mu\text{m}$, $L_d = 3 \mu\text{m}$).




Fig. 10. Measured f_t as function of V_g @ $|V_d|=20\text{V}$ ($w = 5.6 \mu\text{m}$, $L_d = 3 \mu\text{m}$ for NLDMOS, $w = 5.6 \mu\text{m}$, $L_d = 5 \mu\text{m}$ for PLDMOS).




Fig. 11. Drift stability of PLDMOS and NLDMOS ($V_{d, \text{stress}} = 42 \text{ V}$).